

| | | | | |
|-----------------------------------|--|-------------------------|---|-------------|
| Notice of References Cited | | Application/Control No. | Applicant(s)/Patent Under Reexamination | |
| | | 10/602,369 | DOTSON ET AL. | |
| | | Examiner | Art Unit | Page 1 of 1 |
| | | Tuyen To | 2825 | |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|---------------|----------------|
| | A | US-6,584,606 | 06-2003 | Chiu et al. | 716/10 |
| | B | US-6,499,134 | 12-2002 | Buffet et al. | 716/12 |
| | C | US-6,457,157 | 09-2002 | Singh et al. | 716/2 |
| | D | US-2003/0033578 | 02-2003 | Chan et al. | 716/2 |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|--|
| | U | G. Yasar et al., " I/O Cell Placement and Electrical Checking Methodology for ASICs with Peripheral I/Os" , IEEE 2001, Quality Electronic Design, 2001 International Symposium on 26-28 March 2001 Page(s):71 - 75 |
| | V | |
| | W | |
| | X | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.